178–179Ībdi DB, Kumar MJ (2014) In-built n+ pocket p-n-n tunnel field-effect transistor.

In: 2009 Symposium on VLSI Technology, pp. Kim SH, Kam H, Hu C, Liu T-JK (2009) Germanium-source tunnel field effect transistors with record high ion/ioff. Superlattices Microstruct 113:261–270Ĭhoi WY, Lee W (2010) Hetero-gate-dielectric tunneling field-effect transistors. Garg S, Saurabh S (2018) Suppression of ambipolar current in tunnel FETs using drain-pocket: Proposal and analysis. Sahay S, Kumar MJ (2015) Controlling the drain side tunneling width to reduce ambipolar current in tunnel FETs using heterodielectric box. Appl Phys A Mater Sci Process 126(3):1–12 Pandey CK, Singh A, Chaudhury S (2020) Effect of asymmetric gate–drain overlap on ambipolar behavior of double-gate TFET and its impact on HF performances. Pandey CK, Dash D, Chaudhury S (2018) Impact of Dielectric Pocket on Analog and High-Frequency Performances of Cylindrical Gate-All-Around Tunnel FETs,” ECS Journal of Solid State Science and Technology. Pandey CK, Dash D, Chaudhury S (2019) Approach to suppress ambipolar conduction in tunnel FET using dielectric pocket. Silicon 1–9Ĭhoi WY, Park B-G, Lee JD, Liu T-JK (2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (ss) less than 60 mv/dec. Raut P, Nanda U (2021) Rf and linearity parameter analysis of junction-less gate all around (JLGAA) mosFETs and their dependence on gate work function. Sreenivasulu VB, Narendar V (2021) Junctionless gate-all-around nanowire FET with asymmetric spacer for continued scaling. Microelectron J 116:105214ĭas SK, Nanda U, Biswal SM, Pandey CK, Giri LI (2021) Performance analysis of gate-stack dual-material DG-MOSFET using work-function modulation technique for lower technology nodes. Sreenivasulu VB, Narendar V (2021) Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes. 463–466īhol K, Nanda U (2022) Nanowire array-based mosFET for future cmos technology to attain the ultimate scaling limit. In: IEEE International Electron Devices Meeting, 2005.

Kam H, Lee DT, Howe RT, King T-J (2005) A new nano-electro-mechanical field effect transistor (nemFET) design for low-power electronics.

Sengupta SJ, Goswami B, Das P, Sarkar SK (2021) A noise immune double suspended gate mosFET for ultra-low power applications. Ramaswamy S, Kumar MJ (2014) Junctionless impact ionization mos: Proposal and investigation.

Download field effect transistor